

# PS20500 2.7GHz Bidirectional I<sup>2</sup>C Bus Controlled Synthesiser

Data Sheet 210896 issue 2 Apr-11

# FEATURES

- Complete 2.7GHz Single Chip System
- High Sensitivity RF Inputs
- Programmable via I<sup>2</sup>C BUS
- Low Power Consumption (5V, 30mA)
- Low Radiation
- Phase Lock Detector
- Varactor Drive Amp Disable
- 6 Controllable Outputs, 4 Bidirectional
- 5-Level ADC
- Variable I<sup>2</sup>C BUS Address for Multi-tuner Applications
- ESD Protection: 4kV, Mil-Std-883C, Method 3015 (Normal ESD handling procedures should be observed)
- Switchable 512/1024 Reference Divider

### **APPLICATIONS**

- Satellite TV
- High IF Cable Tuning Systems

### THERMAL DATA

 $\begin{array}{l} U_{JC} = 41 \ ^{\circ}C/W \\ U_{JA} = 111 \ ^{\circ}C/W \end{array}$ 

#### Ordering Information

PS20500C1S1C1 (Tubes) PS20500C1S1CT (Tape and reel) Package 16 lead SOIC (0.150" body width)

The PS20500 is a single chip frequency synthesiser designed for satellite TV and high IF cable tuning systems.

Control data is entered in the standard I<sup>2</sup>C BUS format.

The device contains 2 addressable current limited outputs and 4 addressable bidirectional open-collector ports, one of which is a 3-bit ADC. The information on these ports can be read via the  $I^2C$  BUS.

The device has one fixed I<sup>2</sup>C BUS address and 3 programmable addresses, programmed by applying a specific input voltage to one of the current limited outputs. This enables two or more synthesisers to be used in a system.




Fig. 1 Pin connections - top view



# **ELECTRICAL CHARACTERISTICS**

 $T_{AMB} = -20 \degree C$  to  $+80 \degree C$ ,  $V_{CC} = +4.5V$  to +5.5V, reference frequency = 4MHz.

These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

|  |        |      | Value |      |        |   |
|--|--------|------|-------|------|--------|---|
| Characteristic                         | Pin    | Min. | Тур.  | Max. | Units  | Conditions                                |
| Supply current                         | 12     |      | 30    | 40   | mA     | $V_{cc} = 4.5V$ to 5.5V (note 1)          |
| Prescaler input voltage                | 13,14  | 50   |       | 300  | mVrms  | 120MHz to 2·7GHz sine wave,<br>see Fig. 5 |
| Prescaler input impedance              | 13,14  |      | 50    |      | Ω      |   |
| Prescaler input capacitance            | 13, 14 |      | 2     |      | pF     |   |
| SDA, SCL                               |        |      |       |      |        |   |
| Input high voltage                     | 4,5    | 3    |       | 5.5  | V      |   |
| Input low voltage                      | 4,5    | 0    |       | 1.5  | V      |   |
| Input high current                     | 4,5    |      |       | 10   | μA     | Input voltage = V <sub>cc</sub>           |
| Input low current                      | 4,5    |      |       | -10  | μA     | Input voltage = 0V                        |
| Leakage current                        | 4,5    |      |       | 10   | μA     | When $V_{cc} = 0V$                        |
| SDA                                    |        |      |       |      |        |   |
| Output voltage                         | 4      |      |       | 0.4  | V      | Sink current = 3mA                        |
| Charge pump current low                | 1      |      | ±50   |      | μA     | Byte 4, bit 2 = 0, pin 1 = 2V             |
| Charge pump current high               | 1      |      | ±170  |      | μA     | Byte 4, bit 2 = 1, pin 1 = 2V             |
| Charge pump output leakage current     | 1      |      |       | ±5   | nA     | Byte 4, bit 4 = 1, pin 1 = 2V             |
| Charge pump drive output current       | 16     | 500  |       |      | μΑ     | V pin 16 = 0·7V                           |
| Charge pump amplifier gain             |        |      | 6400  |      |        |   |
| Recommended crystal series resistance  |        | 10   |       | 200  | Ω      | Parallel resonant crystal (note 2)        |
| Crystal oscillator drive level         | 2      |      | 80    |      | mV p-p |   |
| Crystal oscillator negative resistance | 2      | 750  | 1000  |      | Ω      |   |
| External reference input frequency     | 2      | 2    |       | 8    | MHz    | AC coupled sine wave                      |
| External reference input amplitude     | 2      | 70   |       | 200  | mVrms  | AC coupled sine wave                      |
| Output Ports                           |        |      |       |      |        |   |
| P0, P3 sink current                    | 11, 10 | 0.7  | 1     | 1.5  | mA     | $V_{\text{out}} = 12V$                    |
| P0, P3 leakage current                 | 11, 10 |      |       | 10   | μΑ     | $V_{out} = 13.2V$                         |
| P4-P7 sink current                     | 9-6    | 10   |       |      | mA     | $V_{out} = 0.7V$                          |
| P4-P7 leakage current                  | 9-6    |      |       | 10   | μA     | V <sub>out</sub> = 13·2V                  |
| Input Ports                            |        |      |       |      |        |   |
| P3 input current high                  | 10     |      |       | +10  | μA     | V pin 10 = Vcc                            |
| P3 input current low                   | 10     |      |       | -10  | μA     | V pin 10 = 0V                             |
| P4, P5, P7 input voltage low           | 9,8,6  |      |       | 0.8  | V      |   |
| P4, P5, P7 input voltage high          | 9,8,6  | 2.7  |       |      | V      |   |
| P6 input current high                  | 7      |      |       | +10  | μA     | See Table 3 for ADC levels                |
| P6 input current low                   | 7      |      |       | -10  | μA     |   |

#### NOTES

1. Maximum power consumption is 220mW with Vcc = 5.5V and all ports off.


2. Resistance specified is maximum under all conditions



# **ABSOLUTE MAXIMUM RATINGS**

All voltages are referred to  $V_{\text{EE}}$  and pin 3 at 0V

| Parameter                    | Pin    | Va   | lue                  | Units | Conditions        |
|------------------------------|--------|------|----------------------|-------|-------------------|
| Farameter                    | ГШ     | Min. | Max.                 | Onits | Conditions        |
| Supply voltage               | 12     | -0·3 | 7                    | V     |                   |
| RF input voltage             | 13,14  |      | 2.5                  | V р-р |                   |
| Port voltage                 | 6-11   | -0·3 | 14                   | V     | Port in off state |
|                              | 6-9    | -0·3 | 6                    | V     | Port in on state  |
|                              | 10, 11 | -0·3 | 14                   | V     | Port in on state  |
| Total port output current    | 6-9    |      | 50                   | mA    |                   |
| Address select voltage       | 10     | -0·3 | V <sub>cc</sub> +0·3 | V     |                   |
| RF input DC offset           | 13-14  | -0·3 | V <sub>cc</sub> +0·3 | V     |                   |
| Charge pump DC offset        | 1      | -0·3 | V <sub>cc</sub> +0·3 | V     |                   |
| Drive output DC offset       | 16     | -0·3 | V <sub>cc</sub> +0·3 | V     |                   |
| Crystal oscillator DC offset | 2      | -0·3 | V <sub>cc</sub> +0·3 | V     |                   |
| SDA, SCL input voltage       | 4,5    | -0·3 | 6                    | V     |                   |
| Storage temperature          |        | -55  | +150                 | °C    |                   |
| Junction temperature         |        |      | +150                 | °C    |                   |



Data Sheet 210896 issue 2

Plessey Semiconductors Ltd.Design & Technology Centre, Delta 500, Delta Business Park, Great Western Way, Swindon, UK SN5 7XETel: +44 1793 518000Fax: +44 1793 518030Web: www.plesseysemi.com



### Fig. 2 Block Diagram

# FUNCTIONAL DESCRIPTION

The PS20500 is programmed from an  $I^2C$  Bus. Data and Clock are fed in on the SDA and SCL lines respectively, as defined by the  $I^2C$  Bus format. The synthesiser can either accept new data (write mode) or send data (read mode). The LSB of the address byte (R/W) sets the device into write mode if it is low and read mode if it is high. Tables1 to 5 illustrate the format of the data. The device can be programmed to respond to several addresses, which enables the use of more than one synthesiser in an  $I^2C$  Bus system. Table 4 shows how the address is selected by applying a voltage to P3.

When the device receives a correct address byte, it pulls the SDA line low during the acknowledge period, and during following acknowledge periods after further data bytes are programmed. When the device is programmed into the read mode, the controller accepting the data must pull the SDA line low during all status byte acknowledge periods to read another status byte. If the controller fails to pull the SDA line low during this period, the device generates an internal STOP condition, which inhibits further reading.

### WRITE Mode (Frequency Synthesis)

When the device is in write mode bytes 2 and 3 select the synthesised frequency, while bytes 4 and 5 control the output port states, charge pump, reference divider ratio and various test modes.

Once the correct address is received and acknowledged, the first bit of the next byte determines whether that byte is interpreted as byte 2 or 4; a logic 0 for frequency information and a logic 1 for control and output port information. When byte 2 is received the device always expects byte 3 next. Similarly, when byte 4 is received the device expects byte 5 next. Additional data bytes can be entered without the need to readdress the device until an I<sup>2</sup>C stop condition is recognised. This allows a smooth frequency sweep for fine tuning or AFC purposes.

If the transmission of data is stopped mid-byte (for example, by another device on the bus) then the previously programmed byte is maintained.

Frequency data from bytes 2 and 3 are stored in a 15-bit register and used to control the division ratio of the 15-bit programmable divider. This is preceded by a divide-by-16 prescaler and amplifier to give excellent sensitivity at the local oscillator input, see Fig. 5. The input impedance is shown in Fig. 7.

The programmed frequency can be calculated by multiplying the programmed division ratio by 16 times the comparison frequency  $F_{COMP.}$  When frequency data is entered, the phase comparator, via a charge pump and varicap drive amplifier, adjusts the local oscillator control voltage until the output of the programmable divider is frequency and phased locked to the comparison frequency.

The reference frequency may be generated by an external source capacitively coupled into pin 2, or provided by an onchip crystal controlled oscillator. The comparison frequency  $F_{COMP}$  is derived from the reference frequency via the reference divider. The reference divider division ratio is switchable from 512 to 1024, and is controlled by bit 7 of byte 4 (TS0); a logic 1 to 512, a logic 0 for 1024. Note that the comparison frequency is 7.8125kHz when a 4MHz reference is used, and divide by 512 is selected.

Bit 2 of byte 4 of the programming data (CP) controls the current in the charge pump circuit, a logic 1 for  $\pm 170\mu$ A and a logic 0 for  $\pm 50\mu$ A, allowing compensation for the variable tuning slope of the tuner and also to enable fast channel changes over the full band. When the device is frequency locked, the charge pump current is internally set to  $\pm 50\mu$ A regardless of CP.

Bit 4 of byte 4 (T0) disables the charge pump when it is set to a logic 1.

Bit 8 of byte 4 (OS) switches the charge pump drive amplifier's output off when it is set to a logic 1.

Bit 3 of byte 4 (T1) enables various test modes when set high. These modes are selected by bits 5, 6 and 7 of byte 4 (TS2, and TS1, TS0) as detailed in Table 5. When T1 is set low, TS2 and TS1 are assigned a 'don't care' condition, and TS0 selects the reference divider ratio as previously described.

Byte 5 programs the output ports P0 and P3 to P7; a logic 0 for a high impedance output and a logic 1 for low impedance (on).



### **READ Mode**

When the device is in read mode the status byte read from the device on the SDA line takes the form shown in Table 2.

Bit 1 (POR) is the power-on reset indicator and is set to a logic 1 if the  $V_{CC}$  supply to the device has dropped below 3V (at 25°C), for example, when the device is initially turned on. The POR is reset to 0 when the read sequence is terminated by a stop command. When POR is set high (at low  $V_{CC}$ ) the programmed information is lost and the output ports are all set to high impedance.

Bit 2 (FL) indicates whether the device is phase locked, a logic 1 is present if the device is locked, and a logic 0 if the device is unlocked.

Bits 3, 4 and 5 (I2, I1, I0) show the status of the I/O Ports P7, P5 and P4 respectively. A logic 0 indicates a low level and a logic 1 a high level. If the ports are to be used as inputs they should be programmed to a high impedance state (logic 1). These inputs will then respond to data complying with TTL type voltage levels.

Bits 6, 7 and 8 (A2, A1, A0) combine to give the output of the 5-level ADC. The ADC can be used to feed AFC information to the microprocessor from the IF section of the receiver, as illustrated in the typical application circuit.

### APPLICATION

A typical application is shown in Fig. 4. All input/output interface circuits are shown in Fig. 6.

MSB

LSB

| Address                   | 1  | 1   | 0   | 0   | 0   | MA1 | MA0 | 0  | Α | Byte 1 |
|---------------------------|----|-----|-----|-----|-----|-----|-----|----|---|--------|
| Programmable divider      | 0  | 214 | 213 | 212 | 211 | 210 | 29  | 28 | А | Byte 2 |
| Programmable divider      | 27 | 26  | 25  | 24  | 23  | 22  | 21  | 20 | А | Byte 3 |
| Charge pump and test bits | 1  | СР  | T1  | Т0  | TS2 | TS1 | TS0 | OS | А | Byte 4 |
| I/O port control bits     | P7 | P6  | P5  | P4  | P3  | Х   | Х   | P0 | А | Byte 5 |

| Table 1 Write data forr | nat (MSB transmitted first) |
|-------------------------|-----------------------------|
|-------------------------|-----------------------------|

| Address     | 1   | 1  | 0  | 0  | 0  | MA1 | MA0 | 1  | А | Byte 1 |
|-------------|-----|----|----|----|----|-----|-----|----|---|--------|
| Status byte | POR | FL | 12 | 11 | 10 | A2  | A1  | A0 | А | Byte 2 |

Table 2 Read data format

| A2 | <b>A</b> 1 | <b>A</b> 0 | Voltage input to P6 |
|----|------------|------------|---------------------|
| 1  | 0          | 0          | 0.6Vcc to 13.2V     |
| 0  | 1          | 1          | 0.45Vcc to 0.6Vcc   |
| 0  | 1          | 0          | 0.3Vcc to 0.45Vcc   |
| 0  | 0          | 1          | 0.15Vcc to 0.3Vcc   |
| 0  | 0          | 0          | 0V to 0·15Vcc       |

Table 3 ADC Levels



| MA1 | MA0 | Address select input voltage |
|-----|-----|------------------------------|
| 0   | 0   | 0V to 0.2Vcc                 |
| 0   | 1   | Always valid                 |
| 1   | 0   | 0.3Vcc to 0.7Vcc             |
| 1   | 1   | 0.8Vcc to 13.2V              |

Table 4 Address Selection

| T1 | TS2 | TS1 | TS0 | Operation mode description  |
|----|-----|-----|-----|---|
| 0  | Х   | Х   | 0   | Normal operation, test modes disabled, reference divider ratio = 1024 |
| 0  | Х   | Х   | 1   | Normal operation, test modes disabled, reference divider ratio = 512  |
| 1  | 0   | 0   | Х   | Charge pump source (down). Status bit FL set to 0                     |
| 1  | 0   | 1   | Х   | Charge pump sink (up). Status bit FL set to 1                         |
| 1  | 1   | 0   | 0   | Ports P4, P5, P6, P7set to state X                                    |
| 1  | 1   | 0   | 1   | Port P7 = FPD/2; P4, P5, P6 set to state X                            |
| 1  | 1   | 1   | Х   | Port P7 = FPD; P6 = FCOMP; P4, P5 set to state X                      |

Table 5 Operation Modes(X = don't care, For further details of test modes, see Table 6)

### Glossary:

| Α                      | Acknowledge Bit   |
|------------------------|---|
| MA1, MA0               | Variable address bits (see Table 4)                       |
| СР                     | Charge Pump current select                                |
| T1                     | Test mode selection                                       |
| ТО                     | Charge Pump disable                                       |
| TS2, TS1, TS0          | Operation mode control bits (see Table 5)                 |
| OS                     | Varactor drive Output disable Switch                      |
| P7, P6, P5, P4, P3, P0 | Control output port states                                |
| POR                    | Power On Reset indicator                                  |
| FL                     | Phase lock detect flag                                    |
| 12, 11, 10             | Digital information from ports P7, P5 and P4 respectively |
| A2, A1, A0             | 5-level ADC data from P6 (see Table 3)                    |
| X                      | Don't care  |






Fig. 4 Typical Application








Fig. 5 Typical input sensitivity







Data Sheet 210896 issue 2

Plessey Semiconductors Ltd.Design & Technology Centre, Delta 500, Delta Business Park, Great Western Way, Swindon, UK SN5 7XETel: +44 1793 518000Fax: +44 1793 518030Web: www.plesseysemi.com






Fig. 7 Typical input impedance

# **TEST / DEMONSTRATION BOARD**

A generic test/demonstration board has been produced, which can be used for the PS20500. A circuit diagram and layout for the board are shown in Figs. 8 and 9. The board can be used for the following purposes:

- 1. Measuring RF sensitivity performance
- 2. Indicating port function
- 3. Synthesising a voltage controlled oscillator
- 4. Testing external reference sources

The programming codes relevant to these tests are given in Table 6.




Fig. 8 Test Board Circuit






Fig. 9 Test Board Layout



### **TEST MODES**

As explained in the functional description, the PS20500 can be programmed into a number of test modes. These are invoked by programming HEX codes into byte 4, those most commonly used being shown in Table 6.

Other codes will also apply due to don't care conditions, which are assumed to be 1 in the table.

#### NOTE:

When looking at  $F_{PD}$  or  $F_{COMP}$  signals from ports P6 and P6, byte should be sent twice. First to set the desired reference division ration, then to switch on the chosen test mode. The pulses can then be measured by simply connecting an oscilloscope or counter to the relevant output pin on the test board.

| Operation mode Description   | HEX code     | e (byte 4)  |
|--|--------------|-------------|
|  | CP high mode | CP low mode |
| Normal operation, reference divider ratio = 1024                     | CC           | 8C          |
| Normal operation, reference divider ratio = 512                      | CE           | 8E          |
| Charge pump source (down), FL set to 0                               | E2           | A2          |
| Charge pump sink (up), FL set to 1                                   | E6           | A6          |
| Port P7 = F <sub>PD</sub> /2   | EA           | AA          |
| Port P7 = $F_{PD}$ , P6 = $F_{COMP}$                                 | EE           | AE          |
| Charge Pump disable, reference divider ratio = 512                   | DE           | 9E          |
| Varactor line disable, reference divider ratio = 512                 | CF           | 8F          |
| Charge pump and varactor line disable, reference divider ratio = 512 | DF           | 9F          |

Table 6 Test Modes

### For further information about this and other products, please visit: www.plesseysemiconductors.com

#### Legal Notice

Product information provided by Plessey Semiconductors Limited ("Plessey") in this document is believed to be correct and accurate. Plessey reserves the right to change/correct the specifications and other data or information relating to products without notice but Plessey accepts no liability for errors that may appear in this document, howsoever occurring, or liability arising from the use or application of any information or data provided herein. Neither the supply of such information, nor the purchase or use of products conveys any licence or permission under patent, copyright, trademark or other intellectual property right of Plessey or third parties.

Products sold by Plessey are subject to its standard Terms and Conditions of Sale that are available on request. No warranty is given that products do not infringe the intellectual property rights of third parties, and furthermore, the use of products in certain ways or in combination with Plessey, or non-Plessey furnished equipments/components may infringe intellectual property rights of Plessey.

The purpose of this document is to provide information only and it may not be used, applied or reproduced (in whole or in part) for any purpose nor be taken as a representation relating to the products in question. No warranty or guarantee express or implied is made concerning the capability, performance or suitability of any product, and information concerning possible applications or methods of use is provided for guidance only and not as a recommendation. The user is solely responsible for determining the performance and suitability of the product in any application and checking that any specification or data it seeks to rely on has not been superseded.

Products are intended for normal commercial applications. For applications requiring unusual environmental requirements, extended temperature range, or high reliability capability (e.g. military, or medical applications), special processing/testing/conditions of sale may be available on application to Plessey.